Sheet 1 of 2 FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. (REV.7-80) PATENT AND TRADEMARK OFFICE 501328.01 (30313/US) 10/695,383 APPLICANT(S) INFORMATION DISCLOSURE STATEMENT Ralph James (Use several sheets if necessary) FILING DATE GROUP ART UNIT OCT 1 7 2005 October 27, 2003 2186 **U.S. PATENT DOCUMENTS** DOCUMENT NUMBER DATE CLASS SUBCLASS FILING DATE IF APPROPRIATE 3,742,253 06/26/73 Kronies 307 247 4,608,702 08/26/86 Hirzel et al. AΒ 375 110 AC 4,697,167 09/29/87 O'Keeffe et al. 340 347 4,740,962 04/26/88 Kish, III ΑD 370 102 4,791,622 12/13/88 Clay et al. ΑE 369 59 364 ΑF 4,831,520 05/16/89 Rubinfeld et al. 200 01/02/90 4,891,808 Williams 370 AG 112 4,924,516 05/08/90 Bremer et al. 380 ΑH 46 05/17/94 5,313,590 Taylor 395 Αl 325 05/31/94 395 5,317,752 Jewett et al. 750 ΑJ ΑK 5,327,553 07/05/94 Jewett et al. 395 575 5,638,534 06/10/97 Mote, Jr. 395 AL 485 5,687,325 11/11/97 Chang 395 284 AM 5,706,224 01/06/98 Srinivasan et al. 365 49 AN 5,710,733 01/20/98 Chengson et al. 52 ΑО 365 5,748,616 05/05/98 Riley 370 242 ΑP 5,796,413 08/18/98 AQ Shipp et al. 345 522 AR 5,887,159 03/23/99 Burrows 395 567 6,038,630 03/14/00 Foster et al. AS 710 132 6,067,649 05/23/00 Goodwin 714 ΑT 718 6,072,802 06/06/00 Uhm et al. 370 441 ΑU 6,092,158 07/18/00 A۷ Harriman et al. 711 151 6,128,703 ΑW 10/03/00 Bourekas et al. 711 138 6,131,149 10/10/00 Lu et al. 711 167 6,185,676 B1 02/06/01 Poplingher et al. 712 239

EXAMINER

DATE CONSIDERED

• EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 501328.01 (30313/US) APPLICATION NO. 10/695,383

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

APPLICANT(S) Ralph James

FILING DATE October 27, 2003 GROUP ART UNIT 2186

U.S.	PATENT	DOCUMENTS	•
E		NAME	_

EXAMINER DITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE
(n)	AZ	6,208,180 B1	03/27/01	Fisch et al.	327	141	
	ВА	6,219,725 B1	04/17/01	Diehl et al.	710	26	
	вв	6,223,301 B1	0.4/24/01	Santeler et al.	714	6	
	вс	6,286,083 B1	09/04/01	Chin et al.	711	151	
	BD	6,370,611 B1	04/09/02	Callison et al.	711	105	
	BE	6,389,514 B1	05/14/02	Rokicki	711	136	
	BF	6,433,785 B1	08/13/02	Garcia et al.	345	531	
	ВG	6,460,114 B1	10/01/02	Jeddeloh	711	120	
	вн	6,487,556 B1	11/26/02	Downs et al.	707	101	
	ві	6,493,803 B1	12/10/02	Pham et al.	711	147	
	BJ	6,496,193 B1	12/17/02	Surti et al.	345	552	
	вк	6,526,483 B1	02/25/03	Cho et al.	711	154	
	BL	6,564,329 B1	05/13/03	Cheung et al.	713	322	
	вм	6,647,470 B1	11/11/03	Janzen	711	154	· ·
	BN	6,665,202 B2	12/16/03	Lindahl et al.	365	49	-
	во	6,785,780 B1	08/31/04	Klein et al.	711	148	
	ВР	6,889,304 B2	05/03/05	Perego et al.	711	170	
	ВQ	6,910,109 B2	06/21/05	Holman et al.	711	156	
	BR	2002/0178319 A1	11/28/02	Sanchez-Olea	710	305	
	BS	2003/0217223 A1	11/20/03	Nino, Jr., et al.	711	105	
	ВТ	2003/0227798 A1	12/11/03	Pax .	365	189.12	
	BU	2003/0229762 A1	12/11/03	Maiyuran et al.	711	137	
	вv	2004/0044833 A1	03/04/04	Ryan	711	5	
1	вw	2004/0064602 A1	04/01/04	George	710	22	
4	BX	2005/0044327 AX	02/24/05	Howard et al.	7,11	147	
XAMINE	R	111		DATE CONSIDER		<u> </u>	<u> </u>

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY. DOCKET NO. 501328.01

APPLICATION NO. 10/695,383

INFORMATION DISCLESURE STATEMENT (Usa seyer deets if necessary)

APPLICANT(S) Ralph James

FILING DATE October 27, 2003 GROUP ART UNIT

2186 **U.S. PATENT DOCUMENTS** DOCUMENT NUMBER **CLASS** SUBCLASS FILING DATE *EXAMPLER DATE NAME IF APPROPRIATE 713 503 6,119,242 09/12/00 Harrison 710 20 6,845,409 B1 01/18/05 Talagala et al. 710 22 Jensen et al. 2003/0149809 A1 08/07/03 Fredriksson et al. 710 100 2004/0236885 A1 11/25/04 ΑE ΑF AG ΑH ΑI AJ ΑK ΑL AM AN AO ΑP AQ AR AS ΑT OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) ΑU DATE CONSIDERED **EXAMINER** * EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in

conformance and not considered. Include copy of this form with next communication to applicant(s).

FORM PTO-1449 (REV.7-80) MAY 2 -3 2005 ATION DISCESSURE STATEMENT

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

beers if necessary)

ATTY. DOCKET NO. 501328.01

APPLICATION NO. 10/695,383

APPLICANT(S)

Ralph James

FILING DATE October 27, 2003 GROUP ART UNIT 2186

U.S. PATENT DOCUMENTS

			U.S. 1	PATENT DOC		CLASS	SUBCLASS	FILING DATE
PEXAMINER DOCUMENT NUMBER		DOCUMENT NUMBER	DATE		NAME			IF APPROPRIATE
11	+	4 045 791	08/30/77	Levy et al.		364	200	
AA AA		4,045,781	12/16/80	Besemer et a	l	364	200	
AE	-+	4,240,143	01/13/81	Besemer et a		364	200	
AC	_	4,245,306	02/24/81	Bellamy et a		364	200	
Al	-	4,253,144	02/24/81	Bellamy et a		364	200	
^A	E	4,253,146	02/09/88	Athanas et a		364	200	
^A	√G	4,724,520	05/29/90	Suzuki et al.		371	12	
_ A	AG	4,930,128	09/04/90	Ramsey et a		350	96.11	
A	AH	4,953,930	12/07/93	Shinjo et al.		395	700	
	ΑI	5,269,022	05/31/94	Jewett et al.		395	750	
	AJ	5,317,752	10/24/95	Rypinski		370	95.2	
	AK	5,461,627	12/26/95	Furuyama e	et al.	365	189.12	
	AL	5,479,370		Combs et a		395	416	
	AM		11/19/96	Bennett et		395	652	
	AN	5,715,456	02/03/98	Harness		395	405	
	AO		03/17/98	Whittaker		395	471	
	AP		11/03/98			711	105	
	AQ		10/12/99		al	395	200.4	9
	AR		11/02/99		ш.	385	14	
	AS	-+	11/16/99	-		709	219	
	AT		02/08/00			250	504 R	
EXAMINI	<u> </u>	6,031,241	02/29/00	Silfvast et	DATE CONSIDER			

* EXAMINER:

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

FORM PTO-1449
(REV.7-80)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICATION NO. ATTY. DOCKET NO. 10/695,383 501328.01 APPLICANT(S)

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Ralph James GROUP ART UNIT FILING DATE 2186 October 27, 2003

U.S.	PATENT	DOCU	MENTS

EXAMPLER	1	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
INTITIAL	AV	6,076,139	06/13/00	Welker et al.	711	104	
7	AW	6,098,158	08/01/00	Lay et al.	711	162	
	AX	6,134,624	10/17/00	Burns et al.	710	131	
	AY	6,175,571 B1	01/16/01	Haddock et al.	370	423	
<u> </u>	AZ	6,191,663 B1	02/20/01	Hannah	333	17.3	
\	BA	6,249,802 B1	06/19/01	Richardson et al.	709	200	
-	BB	6,405,280 B1	06/11/02	Ryan	711	105	
1	ВС	6,434,696 B1	08/13/02	Kang	713	2	
 	BD	6,438,622 B1	08/20/02	Haghighi et al.	710	1 .	
	BE	6,449,308 B1	09/10/02	Knight, Jr. et al.	375	212	
_	BF	6,453,393 B1	09/17/02	Holman et al.	711	154	
	BG	6,501,471 B1	12/31/02	Venkataraman et al.	345	424	
_	ВН	6 50 4 500 D1	07/15/03	Willke, II et al.	710	313	
-	BI	6,598,154 B1	07/22/03	Vaid et al.	712	237	
	ВЈ	6,615,325 B2	09/02/03	Mailloux et al.	711	154	
	BK	6 600 004 PJ	09/30/03	Sadowsky et al.	345	568	
	BL	6 (20 220 Pl	09/30/03	Dyer	711	158	
	BM	6.650.500.D1	12/02/03	Bonella et al.	710	100	
	BN	1 (07 00 (D2	02/24/04	Johnson et al.	711	167	
	ВС		03/30/04	Farnworth et al.	710	300	
	ВР	1.710.440.700	04/06/04	Maiyuran et al.	711	137	
	ВС		04/27/04	Lee et al.	710	54	
	BF	(TO F (TO D)	05/11/04	Herbst et al.	711	167	
	BS	1	05/11/04	Segelken et al.	711	220	
1		6.554.010.D1	06/22/04	Abdallah et al. DATE CONSI	712	234	<u></u>

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

Sheet 3 of 4 APPLICATION NO. ATTY. DOCKET NO. U.S. DEPARTMENT OF COMMERCE FORM PTO-1449 10/695,383 PATENT AND TRADEMARK OFFICE 501328.01 (REV.7-80) APPLICANT(S) INFORMATION DISCLOSURE STATEMENT Ralph James GROUP ART UNIT (Use several sheets if necessary) FILING DATE 2186 October 27, 2003 U.S. PATENT DOCUMENTS FILING DATE SUBCLASS CLASS NAME DATE DOCUMENT NUMBER *EXAMINER IF APPROPRIATE INDPIAL 34 712 Dowling 07/06/04 6,760,833 B1 137 711 Venkatraman 08/10/04 6,775,747 B2 147 711 Tanaka et al. 09/07/04 6,789,173 B1 306 710 Aboulenein et al. 09/14/04 6,792,496 B2 711 137 Dodd et al. 09/21/04 6,795,899 B2 228 712 09/28/04 Boggs et al. 6,799,268 B1 170 711 Wiliams 10/12/04 6,804,760 B2 CA 2 713 Lay et al. 10/19/04 6,807,630 B2 58 385 Abbott 11/02/04 6,811,320 B1 CC 711 151 Huffman 11/09/04 6,816,947 B1

Jeddeloh et al.

Grung et al.

Beckert et al.

Richard et al.

Kapur et al.

Sah et al.

Hronik

Wasserman et al.

Hannah

Lee

11/16/04

11/23/04

11/23/04

11/08/01

08/22/02

03/06/03

05/15/03

08/28/03

09/18/03

10/16/03

02/05/04

169

92

296

161

545

154

146

158

351

200

2

711

385

375

713

711

345

711

711

711

370

365

CD

CE

CF

CG

СН

CI

CJ

CK

CL

CM

CN

co

6,820,181 B2

6,821,029 B1

6,823,023 B1

2001/0039612 A1

2002/0116588 A1

2003/0043158 A1

2003/0093630 A1

2003/0163649 A1

2003/0177320 A1

2003/0193927 A1

2004/0022094 A1

398 116 Levy et al. 07/01/04 2004/0126115 A1 CP 200 257 Lee et al. 07/29/04 2004/0144994 A1 CQ 105 711 Weber et al. 03/31/05 2005/0071542 A1 DATE CONSIDERED **EXAMINER** 2-8-00

Radhakrishnan et al.

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

						A DDI I	CATION NO.				
ORM PTO-1449	U.S. DE	PARTMENT OF COMM	ERCE	ATTY. DOCKET NO.	10/695,383						
REV.7-80)	PATENT	AND TRADEMARK O	FFICE	501328.01		10/	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
•				APPLICANT(S)							
INFORMA	ATION DISCLOSURE S	STATEMENT		Ralph James							
Hirordia	(Use several sheets if necessa	ry)		FILING DATE		218	JP ART UNIT				
	•			October 27, 2003		210					
FOREIGN PATENT DOCUMENTS											
				COUNTRY	CL	ASS	SUBCLASS	TRANS	ATION		
	DOCUMENT NUMBER	DATE		COOMIK				YES	NO		
		l l			ļ		 				
///			Y	- (! English Abstract)	1			X			
n Cs	2001265539 A	09/28/01	Japa	ın (+ English Abstract)							
CT	WO 02/27499 A2	04/04/02	PC7	<u> </u>			 				
					1		<u> </u>		<u></u>		
CU		1			_						
	OTHER	PRIOR ART (ncludin	g Author, Title, Date, Pertinent P	ages, Et	c.)	etion Note	ΔP-7	58		
-/-	Intel "Flash Memo	ry PCI Add-In	Caro	for Embedded System	ıs", A	ppnc	ation note	. да - г.	, ,		
/ / \ \ \ \ \	Y Cto-ber 1007 r	n i-13.							_		
	Septemoor, 1997, F			Third Edition	Mind	share	Inc., 199	5, pp. 2	24-25.		
1	Shanley, T. et al., "	PCI System A	rchite	ecture", Third Edition,	1,11110	0110-	, ,				
K KW											
	.1			DATE CONSIDEREI) .						
EXAMINER	111										
	1:1/			12-8-05	5						
	5/	whather or not criter	ia is in	conformance with MPEP 609. Dr m with next communication to app	raw line	through	citation if not	in			
* EXAMINER:					olicant(s	<u>)-</u>					
Form P7-27/V1/1/94	H:\IP\Clients\Micron Techno	logy\1300\501328.01	\ 50132	8.01 SIDS 1449 052005.doc							
Form 71-211 4 11 1134	• • • • • • • • • • • • • • • • • • • •										

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 501328.01

APPLICATION NO. 10/695,383

INFORMATION DISCLOSURE STATEMENT

ise several shows if necessary)

APPLICANTS
Ralph James

FILING DATE
October 27, 2003

GROUP ART UNIT 2186

				. PATENT	DOCUMENTS			
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
47	AA	3,633,174	01/04/72	Griffin		340	172.5	
	ΑВ	4,004,100	01/18/77	Takimoto)	179	15 BS	
	AC	4,077,016	02/28/78	Sanders e	Sanders et al.		4	
	AD	4,096,402	06/20/78	Schroede	r et al.	307	362	l
	ΑĒ	4,404,474	09/13/83	Dingwall		307	260	
	AF	4,481,625	11/06/84	Roberts e	et al.	370	85	·
	AG	4,508,983	04/02/85	Allgood	et al.	307	577	
	АН	4,511,846	04/16/85	Nagy et a	al	328	164	
	Al	4,514,647	04/30/85	Shoji			269	
	AJ	4,524,448	06/18/85	Hullwege	en	375	118	
	AK	4,573,017	02/25/86	Levine			114	
	AL	4,600,895	07/15/86	Landsma	n	331	1 A	
	AM	4,603,320	07/29/86	Farago		341	89	
	AN	4,638,187	01/20/87	Boler et a	al.	307	451	
	AO	4,638,451	01/20/87	Hester et	al.	395	889	
	AP	4,687,951	08/18/87	McElroy		307	269	
	AQ	4,727,541	02/23/88	Mori et a	1.	370	112	
	AR	4,746,996	05/24/88	Furuhata	et al.	360	36.2	
	AS	4,773,085	09/20/88	Cordell		375	120	
	ΑТ	4,789,796	12/06/88	Foss		307	443	
	AU	4,818,995	04/04/89	Takahash	i et al.	341	94	
	ΑV	4,893,087	01/09/90	Davis		328	14	
	AW	4,902,986	02/20/90	Lesmeist	er	331	25	
	ΑX	4,953,128	08/28/90	Kawai et	al.	365	194	
1.	ĄΥ	4,958,088	09/18/90	Farah-Ba	khsh et al.	307	443	
	øΖ	4,972,470	11/20/90	Farago		380	3	
EXAMINE	R	12:5			DATE CONSIDERED			
• EXAMINER	:	Initial if reference conside	red, whether or no	t criteria is in co	onformance with MPEP 609. Dra	w line through c	itation if not in	

conformance and not considered. Include copy of this form with next communication to applicant(s).

CY.S. DEPARTMENT OF COMMERCE

ATTY. DOCKET NO. 501328.01

APPLICATION NO. 10/695,383

INFORMATION DISCLOSURE STATEMENT

APPLICANTS
Ralph James

FILING DATE
October 27, 2003

GROUP ART UNIT 2186

			U.S	. PATENT	DOCUMENTS			-
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	BA	4,984,204	01/08/91	Sato et al	•	365	189.11	
	вв	4,984,255	01/08/91	Davis et	al.	375	106	
	вс	5,020,023	05/28/91	Smith		364	900	
	BD	5,038,115	08/06/91	Myers et	al.	331	2	
	BE	5,062,082	10/29/91	Choi		365	230.06	
	BF	5,075,569	12/24/91	Branson		307	270	
	ВG	5,086,500	02/04/92	Greub		395	550	
	вн	5,087,828	02/11/92	Sato et al	•	307	269	
	ВІ	5,120,990	06/09/92	Koker		307	269	
	вл	5,122,690	06/16/92	Bianchi		307	475	· · - · · · · · · · · · · · · · · · · ·
	вк	5,128,560	07/07/92	Chern et	al.	307	475	
	BL	5,128,563	07/07/92	Hush et a	1.	307	482	
	ВМ	5,130,565	07/14/92	Girmay		307	265	
	BN	5,134,311	07/28/92	Biber et a	d.	307	270	······································
	во	5,150,186	09/22/92	Pinney et	al.	357	42	
	ВР	5,165,046	11/17/92	Hesson		307	270	
	BQ	5,168,199	12/01/92	Huffman	et al.	315	370	
	BR	5,179,298	01/12/93	Hirano et	al.	307	443	
	BS	5,182,524	01/26/93	Hopkins		330	149	
	вт	5,194,765	03/16/93	Dunlop e	t al.	307	443	
	BU	5,212,601	05/18/93	Wilson		360	51	
	в٧	5,220,208	06/15/93	Schenck		307	443	
3 (2)	BW	5,223,755	06/29/93	Richley		307	603	
	вх	5,229,929	07/20/93	Shimizu	et al.	363	98	
17	ΒX	5,233,314	08/03/93	McDermo	ott et al.	331	17	
4	BZ	5,233,564	08/03/93	Ohshima		365	230.05	
• EXAMINE		Initial if reference conside	red, whether or no	t criteria is in co	DATE CONSIDE / Z - 8- onformance with MPEP 609	-0{	tation if not in	
					with next communication t			

APPLICATION NO. US DEPARTMENT OF COMMERCE ATTY. DOCKET NO. FORM PTO-1449 10/695,383 T AND TRADEMARK OFFICE 501328.01 (REV.7-80) APPLICANTS Ralph James INFORMATI STATEMENT FILING DATE **GROUP ART UNIT** October 27, 2003 2186

			U.S.	PATENT DOCUMENTS						
*EXAMPLER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE			
/	e _A	5,239,206	08/24/93	Yanai	307	272.2				
7	СВ	5,243,703	09/07/93	Farmwald et al.	395	325				
	СС	5,254,883	10/19/93	Horowitz et al.	307	443				
	CD	5,256,989	10/26/93	Parker et al.	331	1 A				
	CE	5,257,294	10/26/93	Pinto et al.	375	120				
	CF	5,268,639	12/07/93	Gasbarro et al.	324	158 R				
	CG	5,272,729	12/21/93	Bechade et al.	375	118				
	СН	5,274,276	12/28/93	Casper et al.	307	443				
	СІ	5,276,642	01/04/94	Lee	365	189.04				
	СЛ	5,278,460	01/11/94	Casper	307	296.5				
	СК	5,281,865	01/25/94	Yamashita et al.	307	279				
	CL	5,283,631	02/01/94	Koerner et al.	307	451				
	СМ	5,289,580	02/22/94	Latif et al.	395	275				
	CN	5,295,164	03/15/94	Yamamura	375	120				
	со	5,304,952	04/19/94	Quiet et al.	331	1 A				
	СР	5,311,481	05/10/94	Casper et al.	365	230.06				
	CQ	5,311,483	05/10/94	Takasugi	365	233				
	CR	5,313,431	05/17/94	Uruma et al.	365	230.05				
	cs	5,315,269	05/24/94	Fujii	331	1A				
	СТ	5,315,388	05/24/94	Shen et al.	348	718				
	CU	5,321,368	06/14/94	Hoelzle	328	63				
	cv	5,337,285	08/09/94	Ware et al.	365	227				
	cw	5,341,405	08/23/94	Mallard, Jr.	375	120				
	сх	5,347,177	09/13/94	Lipp	307	443				
	ex_	5,347,179	09/13/94	Casper et al.	307	451				
1	cz	5,355,391	19/11/94	Horowitz et al.	375	36				
EXAMIN	EXAMINER DATE CONSIDERED									

EXAMINER

DATE CONSIDERED

12-8-05

• EXAMINER:

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

U.S. DEPARTMENT OF COMMERCE

ATTY. DOCKET NO. 501328.01

APPLICATION NO. 10/695,383

KOV 1 9 2004

INFORMATION DISCLOSURE STATEMENT

APPLICANTS
Ralph James

FILING DATE
October 27, 2003

GROUP ART UNIT 2186

,	2		U.S.	PATENT DOCUMENTS			
*EXAMPLED	1)	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
1	DA	5,361,002	11/1/94	Casper	327	530	
	DB	5,367,649	11/22/94	Cedar	395	375	
	DC	5,379,299	01/03/95	Schwartz	370	108	· · · · · · · · · · · · · · · · · · ·
	QQ	5,390,308	02/14/95	Ware et al.	395	400	
	DE	5,400,283	03/21/95	Raad	365	203	
	DF	5,402,389	03/28/95	Flannagan et al.	365	233	
	DG	5,408,640	04/18/95	MacIntyre et al.	395	550	
	DH	5,410,263	04/25/95	Waizman	327	141	
	DI	5,416,436	05/16/95	Rainard	327	270	
	DJ	5,416,909	05/16/95	Long et al.	395	275	
	DK	5,420,544	05/30/95	Ishibashi	331	11	
	DL	5,424,687	06/13/95	Fukuda	331	11	
	DM	5,428,311	06/27/95	McClure	327	276	
	DN	5,428,317	06/27/95	Sanchez et al.	331	1 A	
	DO	5,430,408	07/04/95	Ovens et al.	327	407	
	DP	5,430,676	07/04/95	Ware et al.	365	189.02	
	DQ	5,432,823	07/11/95	Gasbarro et al.	375	356	
	DR	5,438,545	08/01/95	Sim	365	189.05	
	DS	5,440,260	08/08/95	Hayashi et al.	327	278	
	DT	5,440,514	08/08/95	Flannagan et al.	365	194	
	טם	5,444,667	08/22/95	Obara	365	233	
	DV	5,446,696	08/29/95	Ware et al.	365	222	
	DW	5,448,193	09/05/95	Baumert et al.	327	156	
	DΧ	5,451,898	09/19/95	Johnson	327	563	
	DY	5,457,407	10/10/95	Shu et al.	326	30	
1	OZ	5,465,076	1,1/07/95	Yamauchi et al.	331	179	
EXAMIN	ER	1.57		DATE CONSIL	DERED		

• EXAMINER:

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICATION NO. ATTY. DOCKET NO. 10/695,383 501328.01

APPLICANTS

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Ralph James GROUP ART UNIT FILING DATE October 27, 2003 2186

U.S. PATENT DOCUMENTS										
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE		
12	EA	5,473,274	12/05/95	Reilly et a	al	327	159			
	EB	5,473,575	12/05/95	Farmwald	Farmwald et al.		230.06			
	EC	5,473,639	12/05/95	Lee et al.		375	376			
	ED	5,485,490	01/16/96	Leung et	al.	375	371			
·	EE	5,488,321	01/30/96	Johnson		327	66			
	EF	5,489,864	02/06/96	Ashuri		327	161			
	EG	5,497,127	03/05/96	Sauer		331	17			
	ЕН	5,497,355	03/05/96	Mills et a	1	365	230.08			
	Ei	5,498,990	03/12/96	Leung et	al.	327	323			
	EJ	5,500,808	03/19/96	Wang		364	578			
	EK	5,502,672	03/26/96	Kwon		365	189.05			
	EL	5,506,814	04/09/96	Hush et a	1.	365	230.03			
	EM	5,508,638	04/16/96	Cowles e	t al.	326	38			
	EN	5,513,327	04/30/96	Farmwald	i et al.	395	309	· · · · · · · · · · · · · · · · · · ·		
	EO	5,515,403	05/07/96	Sloan et a	al.	375	371			
	EP	5,532,714	07/02/96	Knapp et	al.	345	114			
	EQ	5,539,345	07/23/96	Hawkins		327	150			
	ER	5,544,124	08/06/96	Zagar et a	al.	365	230.08			
	ES	5,544,203	08/06/96	Casasanta	a et al.	375	376			
	ET	5,550,515	08/27/96	Liang et a	al.	331	11			
	Eυ	5,550,783	08/27/96	Stephens,	, Jr. et al.	365	233			
	EV	5,552,727	09/03/96	Nakao		327	159			
	EW	5,555,429	09/17/96	Parkinsor	n et al.	395	800			
	EX	5,557,224	09/17/96	Wright et	al.	327	115			
1	EY	5,557,781	09/17/96	Stones et	al.	395	550			
	Z	5,563,546	10/08/96	Tsukada		327	408			
EXAMIN	EXAMINER DATE CONSIDERED									

• EXAMINER:

12-8-05

FORM PTO-1449
(REV.7-80)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 501328.01

APPLICANTS

APPLICATION NO. 10/695,383

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Ralph James
FILING DATE

October 27, 2003

GROUP ART UNIT 2186

U.S. PATENT DOCUMENTS							
*EXAMINER		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
(1)	FA	5,568,075	10/22/96	Curran et al.	327	172	
	FB	5,568,077	10/22/96	Sato et al.	327	199	
	FC	5,572,557	11/05/96	Aoki	375	376	
	FD	5,572,722	11/05/96	Vogley	395	555	
•	FE	5,574,698	11/12/96	Raad	365	230.06	
	FF	5,576,645	11/19/96	Farwell	327	94	
	FG	5,577,079	11/19/96	Zenno et al.	375	373	:
	FH	5,577,236	11/19/96	Johnson et al.	395	551	
	FI	5,578,940	11/26/96	Dillon et al.	326	30	
	FJ	5,578,941	11/26/96	Sher et al.	326	34	
	FK	5,579,326	11/26/96	McClure	371	61	
	FL	5,581,197	12/03/96	Motley et al.	326	30	
	FM	5,589,788	12/31/96	Goto	327	276	
	FN	5,590,073	12/31/96	Arakawa et al.	365	185.08	
	FO	5,594,690	01/14/97	Rothenberger et al.	365	189.01	
	FP	5,614,855	03/25/97	Lee et al.	327	158	
	FQ	5,619,473	04/08/97	Hotta	365	238.5	
	FR	5,621,340	04/15/97	Lee et al.	327	65	
	FS	5,621,690	04/15/97	Jungroth et al.	365	200	
	FT	5,621,739	04/15/97	Sine et al.	371	22.1	
	FU	5,627,780	05/06/97	Malhi	365	185.09	
	F۷	5,627,791	05/06/97	Wright et al.	365	222	
	FW	5,631,872	05/20/97	Naritake et al.	365	227	
	FX	5,636,163	06/03/97	Furutani et al.	365	233	
17	FY	5,636,173	06/03/97	Schaefer	365	230.03	····
	5/2	5,636,174	06/03/97	Rao	365	230.03	
EXAMEN	ER	1.1		DATE CONSIDERED ノス・8-0く			
• EXAMINE				t criteria is in conformance with MPEP 609. Draw		itation if not in	

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 501328.01

APPLICANTS

APPLICATION NO. 10/695,383

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Ralph James

FILING DATE GROUP ART UNIT

October 27, 2003 2186

	U.S. PATENT DOCUMENTS						
*EXAMINER		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
4	GA	5,638,335	06/10/97	Akiyama et al.	365	230.03	
	GB	5,646,904	07/08/97	Ohno et al.	365	233	
	GC	5,652,530	07/29/97	Ashuri	326	93	
	GD	5,657,289	08/12/97	Hush et al.	365	230.05	
	GE	5,657,481	08/12/97	Farmwald et al.	395	551	
	GF	5,663,921	09/02/97	Pascucci et al.	365	233	
	GG	5,666,313	09/09/97	Ichiguchi	365	195	
	GH	5,666,322	09/09/97	Conkle	365	233	
	GI	5,668,763	09/16/97	Fujioka et al.	365	200	
	CI	5,668,774	09/16/97	Furatani	365	233	
	GK	5,673,005	09/30/97	Pricer	331	1 R	
	GL	5,675,274	10/07/97	Kobayashi et al.	327	158	
	GM	5,675,588	10/07/97	Maruyama et al.	371	20.4	
	GN	5,692,165	11/25/97	Jeddeloh et al.	395	551	
	GO	5,694,065	12/02/97	Hamasaki et al.	327	108	
	GP	5,708,611	01/13/98	Iwamoto	365	233 X	
	GQ	5,712,580	01/27/98	Baumgartner et al.	327	12	
	GR	5,719,508	02/17/98	Daly	327	12	
	GS	5,737,342	04/07/98	Ziperovich	371	25.1	
	GT	5,740,123	04/14/98	Uchida	365	233	
	Gυ	5,751,665	05/12/98	Tanoi	368	120	
	GV	5,767,715	06/16/98	Marquis et al.	327	159	
	GW	5,768,177	06/16/98	Sakuragi	365	194	
	GX	5,774,699	06/30/98	Nagae	395	551	
1	GΥ	5,778,214	07/07/98	Taya et al.	395	551	
1	GZ	5,781,499	07/14/98	Koshikawa	365	233	
EXAMINI	ER _	1.5/	>	DATE CONSIDERED			
• EYAMINE	 _		A A A A	t anitomia in in conformance with MPEP 600 Draw			

• EXAMINER:

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 501328.01

APPLICANTS

APPLICATION NO. 10/695,383

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Ralph James
FILING DATE

FILING DATE GROUP ART UNIT 2186

EXAMINER INITIAL	\bigcap	DOCUMENT NUMBER	DATE	PATENT DOCUMENTS NAME	CLASS	SUBCLASS	FILING DATE
ANTIFIC TO A STATE OF THE PARTY	НА	5,784,422	07/21/98	Heermann	375	355	
	нв	5,789,947	08/04/98	Sato	327	3	
	нс	5,790,612	08/04/98	Chengson et al.	375	373	
	НD	5,794,020	08/11/98	Tanaka et al.	395	552	
	HE	5,805,931	09/08/98	Morzano et al.	395	884	
	HF	5,812,619	09/22/98	Runaldue	375	376	
	HG	5,822,314	10/13/98	Chater-Lea	370	337	
	нн	5,831,929	11/03/98	Manning	365	233	
	ні	5,841,707	11/24/98	Cline et al.	365	194	
	HJ	5,852,378	12/22/98	Keeth	327	171	
	нк	5,872,959	02/16/99	Nguyen et al.	395	552	
	HL	5,889,829	03/30/99	Chiao et al.	375	376	
	нм	5,898,242	04/27/99	Peterson	327	278	
	HN	5,898,674	04/27/99	Mawhinney et al.	370	247	
	но	5,917,760	06/29/99	Millar	365	194	
	НР	5,920,518	07/06/99	Harrison et al.	365	233	
	HQ	5,926,047	07/20/99	Harrison	327	159	
	HR	5,926,436	07/20/99	Toda et al.	365	236	
	нѕ	5,940,608	08/17/99	Manning	395	551	
	нт	5,940,609	08/17/99	Harrison	395	559	
	ни	5,945,855	08/31/99	Momtaz	327	157	
	н٧	5,946,244	08/31/99	Manning	365	194	
	нw	5,953,284	09/14/99	Baker et al.	365	233	
//	нх	5,953,386	09/14/99	Anderson	375	376	
1	1	5,964,884	10/12/99	Partovi et al.	713	503	

EXAMINER

DATE CONSIDERED

12-5-05

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

FORM PTO-1449
(REV.7-80)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 501328.01

October 27, 2003

APPLICANTS

APPLICATION NO. 10/695,383

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Ralph James
FILING DATE

GROUP ART UNIT 2186

	U.S. PATENT DOCUMENTS						
*EXAMINER		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
h	HZ	5,990,719	11/23/99	Dai et al.	327	244	
	IA	6,005,823	12/21/99	Martin et al.	365	230.08	
	1B	6,011,732	01/04/00	Harrison et al.	365	194	
	IC	6,014,042	01/11/00	Nguyen	327	3	
	ID	6,016,282	01/18/00	Keeth	365	233	
	ΙE	6,023,489	02/08/00	Hatch	375	208	
	IF	6,026,050	02/15/00	Baker et al.	635	233	
	ΙG	6,026,134	02/15/00	Duffy et al.	375	376	
	IH	6,029,250	02/22/00	Keeth	713	400	
	11	6,038,219	03/14/00	Mawhinney et al.	370	242	
	IJ	6,067,592	05/23/00	Farmwald et al.	710	104	
	IK	6,087,857	07/11/00	Wang	327	5	
	IL	6,101,152	08/08/00	Farmwald et al.	365	233	
	lM	6,101,197	08/08/00	Keeth et al.	370	517	
	IN	6,105,157	08/15/00	Miller	714	744	
	10	6,115,318	09/05/00	Keeth	365	233	
	ΙP	6,147,905	11/14/00	Seino	365	185.11	
	IQ	6,147,916	11/14/00	Ogura	365	203	
	IR	6,160,423	12/12/00	Haq	327	41	
	IS	6,173,432 B1	01/09/01	Harrison	716	1	
	ΙΤ	6,194,917 B1	02/27/01	Deng	327	12	
	ΙU	6,253,360 B1	06/26/01	Yoshiba	716	6	
	ΙV	6,262,921 B1	07/17/01	Manning	365	194	
	ıw	6,269,451 B1	07/31/01	Mullarkey	713	401	
	ıx	6,285,726 B1	09/04/01	Gaudet	375	376	
4	IY/	6,295,328 B1	09/25/01	Kim et al.	375	376	
EXAMINE	R	11		DATE CONSIDERED			
l		1.5/	-	1 /2-8-	<u> </u>		

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

· •			
FORM PTO-1449 (REV.7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		APPLICATION NO. 10/695,383
INFORMATION	DISCLOSURE STATEMENT	APPLICANTS Ralph James	
(Use sev	eral sheets if necessary)	FILING DATE October 27, 2003	GROUP ART UNIT 2186

				October 27, 2003	21	80	<u> </u>	
			U.S	. PATENT DOCUMENTS				-
*EXAMINER		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING IF APPRO	
7/) IZ	6,298,450 B1	10/02/01	Liu et al.	713	502		
	JA	6,327,196 B1	12/04/01	Mullarkey	365	194		
	JB	6,327,318 B1	12/04/01	Bhullar et al.	375	374		
	JC	6,338,127 B1	01/08/02	Manning	711	167		
	JD	6,377,646 B1	04/23/02	Sha	375	376		
	JE	6,378,079 B1	04/23/02	Mullarkey	713	401		
	JF	6,430,696 B1	08/06/02	Keeth	713	503		
	JG	6,438,043 B2	08/20/02	Gans et al.	365	194		
	JH	6,442,644 B1	08/27/02	Gustavson et al.	711	105		
	JI	6,484,244 B1	11/19/02	Manning	711	154		
	ມ	6,499,111 B2	12/24/02	Mullarkey	713	401		
1	Υĸ	6,526,111 B1	02/25/03	Prasad	375	376		
	λ	6,665,222 B2	12/16/03	Wright et al.	365	203		
			FORE	IGN PATENT DOCUMENTS				
_		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSI	
A	} –						YES	NO
<u>/</u>	JM	0 171 720 A2	02/19/86	EP			X	
1	JN	6-1237512	10/22/86	JP (Abstract Only)			X	
1	70	0 295 515 A1	12/21/88	EP	<u> </u>		X	
	JP	2-112317	4/25/90	JP (+ Abstract)			X	
	JQ	0 406 786 A1	1/9/91	EP			Х	
	JR	0 450 871 A2	10/9/91	EP			х	_
	JS	0 476 585 A3	3/25/92	EP			Х	
	7.7	4-135311	5/8/92	JP (+ Abstract)			х	
4	טנ	5-136664	6/1/93	JP (+ Abstract)			х	
EXAMIN	ER			DATE CONSIDERED				

EXAMINER

DATE CONSIDERED

12-8-0

^{*} EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 501328.01

APPLICATION NO. 10/695,383

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

APPLICANTS
Ralph James

PILING DATE
October 27, 2003

GROUP ART UNIT

						October 27, 2003		2186		
				FORE	GN PATEN	NT DOCUMENTS		-		
,			DOCUMENT NUMBER	DATE		COUNTRY	CLA	SS SUBCLASS	TRANSI	LATION
۱ —	4)							YES	00
		J۷	5-282868	10/29/93	JP (Abstra	act Only)			Х	
		JW	WO 94/29871	12/22/94	PCT				Х	
		JΧ	0 655 741 A2	5/31/95	EP				Х	
		JΥ	0 655 834 A1	5/31/95	EP				х	
		JZ	WO 95/22200	8/17/95	PCT				Х	
		KA	WO 95/22206	8/17/95	PCT				Х	
		КВ	0 680 049 A2	11/2/95	EP		, and the second		Х	
		кс	0-7319577	12/8/95	JP (+ Abs	tract)			X	
		KD	0 703 663 A1	3/27/96	EP				x	
		KE	0 704 848 A3	4/3/96	EP				х	
		KF	0 704 975 A1	4/3/96	EP				х	
		КG	WO 96/10866	4/11/96	PCT				x	
		кн	0 767 538 A1	4/9/97	EP				x	
,	h	ĸ	WO 97/14289	4/24/97	PCT				X	
7	1	W	WO 97/42557	11/13/97	PCT				x	L
		,	ОТН	ER PRIOR A	ART (Including	3 Author, Title, Date, Pertinent Pa	ges, Etc.)		
 	A	XX	IEEE IEICE Tra	ns. Electron	., Vol. E-78	ow Voltage PLL for P B. No. 6, June 1995, pp	. 631-	639.		's''
		KL	Operation," SLI pp.1-22.	RAM Cons	ortium Adv	X 16 SLDRAM Pipeli vance Sheet, published	throu	ghout the Unit	ed State	
	Anonymous, "Draft Standard for a High-Speed Memory Interface (SyncLink)", Microprocesso and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56.									
<u>[</u>	, , <u>1</u>	kan	Anonymous, "Pi No. 12, May 197			erator", IBM Technic	-	closure Bulleti	n, Vol.	17,
EX	AMINI	ER				DATE CONSIDERED				
		_	15/			12-8-05				

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

•	•						
FORM PTO-1449 (REV.7-80)	,	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 501328.01	APPLICATION NO. 10/695,383			
INFO)RM.	ATION DISCLOSURE STATEMENT	APPLICANTS Ralph James				
		(Use several sheets if necessary)	FILING DATE October 27, 2003	GROUP ART UNIT 2186			
		OTHER PRIOR ART (Including	3 Author, Title, Date, Pertinent Pages, Etc.)			
1	ко	Arai, Y. et al., "A Time Digitizer CMOS 000597207, IEEE Journal of Solid-State	e Circuits, Vol. 31, No. 2, Fe	bruary 1996, pp. 212-220.			
	KΡ	Anonymous, "Pulse Combining Networ May 1990, pp. 149-151.					
	κQ	Anonymous, "Variable Delay Digital Ci No. 4A, September 1992, pp. 365-366.	ircuit", IBM Technical Disc	losure Bulletin, Vol. 35,			
	KR	Arai, Y. et al., "A CMOS Four Channel Journal of Solid-State Circuits, Vol. 27, pp. 59-364 and pp. 528-531.	No. 3, M, 8107 March, 199	2, No. 3, New York, US,			
	KS	Aviram, A. et al., "OBTAINING HIGH SPECIAL PAPER WITH A RESISTIV Bulletin, Vol. 27, No. 5, October 1984,	E RIBBON PRINT HEAD" pp. 3059-3060.	, IBM Technical Disclosure			
	кт	Bazes, M., "Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers", IEEE Journal of Solid-State Circuits, Vol. 26, No. 2, February 1991, pp. 165-168.					
	ΚU	Chapman, J. et al., "A Low-Cost High-Performance CMOS Timing Vernier for ATE", IEEE International Test Conference, Paper 21.2, 1995, pp. 459-468.					
	ΚV	Cho, J. "Digitally-Controlled PLL with Correction", ISSCC 1997, Paper No. SA		nanism for Error			
	ĸw	Christiansen, J., "An Integrated High Re of Delay Locked Loops", IEEE Journal pp. 952-957.	of Solid-State Circuits, Vol.	31, No. 7, July 1996,			
	кх	Combes, M. et al., "A Portable Clock M Cells", IEEE Journal of Solid-State Circ					
	KY	Donnelly, K. et al., "A 660 MB/s Interfa ASIC", IEEE Journal of Solid-State Circ					
	ΚZ	Goto, J. et al., "A PLL-Based Programm Range for Video Signal Processors", IE 1994, pp. 1951-1956.	ICE Trans. Electron., Vol. E	77-C, No. 12, December			
	LA	Gustavsion, David B., et al., "IEEE Star Computer Society, IEEE Std. 1596-1992		Interface (SCI)," IEEE			
2		Hamamoto, T., "400-MHz Random Col Compensation", IEEE Journal of Solid-		-			
EXAMINE	R		DATE CONSIDERED	_			
* EXAMINI		Initial if reference considered, whether or not criteria is in cor conformance and not considered. Include copy of this form y	nformance with MPEP 609. Draw line thr	ough citation if not in			

INFORMATION DISCLOSURE STATEMENT (*Chibe several sheeus if mecassary) **ENLING BATE** October 27, 2003 College 27, 2003	FORM PTO		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY, DOCKET NO. 501328.01	APPLICATION NO. 10/695,383		
OTHER PRIOR ART (Including Author, Tulk, Date, Pertinent Pages, Etc.) OTHER PRIOR ART (Including Author, Tulk, Date, Pertinent Pages, Etc.) Ishibashi, A. et al., "High-Speed Clock Distribution Architecture Employing PLL for 0.6µm CMOS SOG", IEEE Custom Integrated Circuits Conference, 1992, pp. 27.6.1-27.6.4. Kim, B. et al., "A 30MHz High-Speed Analog/Digital PLL in 2µm CMOS", ISSCC, February 1990. Kikuchi, S. et al., "A GATE-ARRAY-BASED 666MHz VLSI TEST SYSTEM", IEEE International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., "A 30-ps JITTER, 3.6-µs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "PLL-based. Impedance Controlled Outp				APPLICANTS	10,020,000		
Other Prior ART (Including Author, Title, Date, Pertinent Pages, Euc.) Ishibashi, A. et al., "High-Speed Clock Distribution Architecture Employing PLL for 0.6 µm CMOS SOG", IEEE Custom Integrated Circuits Conference, 1992, pp. 27.6.1-27.6.4. Kim, B. et al., "A 30MHz High-Speed Analog/Digital PLL in 2 µm CMOS", ISSCC, February 1990. Kikuchi, S. et al., "A GATE-ARRAY-BASED 666MHz VLSI TEST SYSTEM", IEEE International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., "A 30-ps JITTER, 3.6-µs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5 V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-litter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1529-1266. Saeki, T. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits	ľ	NFORM		Ralph James			
OTHER PRIOR ART (Including Author, Title, Date, Perlinent Pages, Etc.) LC Ishibashi, A. et al., "High-Speed Clock Distribution Architecture Employing PLL for 0.6µm (CMOS SOG", IEEE Custom Integrated Circuits Conference, 1992, pp. 27.6.1-27.6.4. Kim, B. et al., "A 30MHz High-Speed Analog/Digital PLL in 2µm CMOS", ISSCC, February 1990. Kikuchi, S. et al., "A GATE-ARRAY-BASED 666MHz VLSI TEST SYSTEM", IEEE International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., "A 30-ps JITTER, 3.6-µs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated I6-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode 1x Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science			(Use several sheets if necessary)				
Ishibashi, A. et al., "High-Speed Clock Distribution Architecture Employing PLL for 0.6µm CMOS SOG", IEEE Custom Integrated Circuits Conference, 1992, pp. 27.6.1-27.6.4. Kim, B. et al., "A 30MHz High-Speed Analog/Digital PLL in 2µm CMOS", ISSCC, February 1990. Kikuchi, S. et al., "A GATE-ARRAY-BASED 666MHz VLSI TEST SYSTEM", IEEE International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., "A 30-ps JITTER, 3.6-µs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Ix Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror LN Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror LN Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos				October 27, 2003	2180		
CMOS SOG", IEEE Custom Integrated Circuits Conference, 1992, pp. 27.6.1-27.6.4. Kim, B. et al., "A 30MHz High-Speed Analog/Digital PLL in 2µm CMOS", ISSCC, February 1990. Kikuchi, S. et al., "A GATE-ARRAY-BASED 666MHz VLSI TEST SYSTEM", IEEE International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., "A 30-ps JITTER, 3.6-µs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Lx Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror LN Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Sym		1	OTHER PRIOR ART (Including	Author, Title, Date, Pertinent Pages, Etc.)		
Kim, B. et al., "A 30MHz High-Speed Analog/Digital PLL in 2μm CMOS", ISSCC, February 1990. Kikuchi, S. et al., "A GATE-ARRAY-BASED 666MHz VLSI TEST SYSTEM", IEEE International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., "A 30-ps JITTER, 3.6-μs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18M5 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "4.2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE B Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.		1	Ishibashi, A. et al., "High-Speed Clock	Distribution Architecture En	nploying PLL for 0.6μm		
LD 1990.	Ln) LC					
Kikuchi, S. et al., "A GATE-ARRAY-BASED 666MHz VLSI TEST SYSTEM", IEEE International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., "A 30-ps JITTER, 3.6-µs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLS1 Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.			Kim, B. et al., "A 30MHz High-Speed A	Analog/Digital PLL in 2µm (CMOS", ISSCC, February		
International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., "A 30-ps JITTER, 3.6-µs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 10, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.		LD	1990.				
International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., "A 30-ps JITTER, 3.6-µs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 10, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.			Wilmobi C at al. WA CATE ADDAY D	A CED CCMU VI CI TEC	r cycrem? IEEE		
Ko, U. et al., "A 30-ps JITTER, 3.6-µs LOCKING, 3.3-VOLT DIGITAL PLL FOR CMOS GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.			· · · · · · · · · · · · · · · · · · ·		1 STSTEM, IEEE		
LE GATE ARRAYS", IEEE Custom Integrated Circuits Conference, 1993, pp. 23.3.1-23.3.4. Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. DATE CONSIDERED	.	LE	International Test Conference, Paper 21	.1, 1995, pp. 451-456.			
Lee, T. et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM", IEEE International Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.			Ko, U. et al., "A 30-ps JITTER, 3.6-µs I	LOCKING, 3.3-VOLT DIG	TAL PLL FOR CMOS		
Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Liuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.		LF	GATE ARRAYS", IEEE Custom Integr	ated Circuits Conference, 19	993, pp. 23.3.1-23.3.4.		
Solid-State Circuits Conference Digest of Technical Papers, Paper No. FA 18.6, 1994, pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Liuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.	-		I T A I WA O SW Dalay I saled I .	f 10) (L 500) (D/- T	DAM? IEEE International		
pp. 300-301. Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. DATE CONSIDERED 12-6 C 6 5							
Lesmeister, G., "A DENSELY INTEGRATED HIGH PERFORMANCE CMOS TESTER", International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED 12-6-05	1	. LC	_ _	of recinition rapers, raper is	er No. FA 18.6, 1994,		
LH International Test Conference, Paper 16.2, 1991, pp. 426-429. Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED	-			ATED HIGH PERFORMA	NCF CMOS TESTER"		
Ljuslin, C. et al., "An Integrated 16-channel CMOS Time to Digital Converter", IEEE Nuclear Science Symposium & Medical Imaging Conference Record, Vol. 1, 1993, pp. 625-629. Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. DATE CONSIDERED			1		ivel ewies ilsilik,		
Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50.		LH					
Maneatis, J., "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. DATE CONSIDERED 12-6-05							
Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. DATE CONSIDERED		LI	Science Symposium & Medical Imaging	g Conference Record, Vol. 1	, 1993, pp. 625-629.		
Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. DATE CONSIDERED			Maneatis, J., "Low-Jitter Process-Indepe	endent DLL and PLL Based	on Self-Biased		
pp. 1723-1732. Nakamura, M. et al., "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. DATE CONSIDERED		\					
LK Transmission", Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 122-123. Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. DATE CONSIDERED 12-6 CP 12-6 C		-	1 • •				
Nielson, E., "Inverting latches make simple VCO", EDN, June 19, 1997. Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED							
Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED		LK	Transmission", Symposium on VLSI Ci	rcuits Digest of Technical P	apers, 1996, pp. 122-123.		
Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED		++-					
Novof, I. et al., "Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED		11	Nielson, E., "Inverting latches make sim	nple VCO", EDN, June 19, 1	997.		
Range and ±50 ps Jitter", IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, November 1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED							
1995, pp. 1259-1266. Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED			Novof, I. et al., "Fully Integrated CMOS	Phase-Locked Loop with 1	5 to 240 MHz Locking		
Saeki, T. et al., "A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED		LM	Range and ±50 ps Jitter", IEEE Journal	of Solid-State Circuits, Vol.	30, No. 11, November		
Delay", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pp. 1656-1665. Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED			1995, pp. 1259-1266.	· · · · · · · · · · · · · · · · · · ·			
Santos, D. et al., "A CMOS Delay Locked Loop And Sub-Nanosecond Time-to-Digital Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED 12-8-05							
Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED 12-8-05	İ	LN	Delay", IEEE Journal of Solid-State Cir	cuits, Vol. 31, No. 11, Nove	mber 1996, pp. 1656-1665.		
Converter Chip", IEEE Nuclear Science Symposium and Medical Imaging Conference Record, Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED 12-8-05		+-	Santos D. et al. "A CMOS Delay Lock	ed Loop And Sub-Nanoseco	ond Time-to-Digital		
Vol. 1, October 1995, pp. 289-291. Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED 12-8-05		110					
Shirotori, T. et al., "PLL-based, Impedance Controlled Output Buffer", 1991 Symposium on VLSI Circuits Digest of Technical Papers, pp. 49-50. EXAMINER DATE CONSIDERED 12-6-05		1 100	_ ·		,		
EXAMINER DATE CONSIDERED 12-8-05	//		Shirotori, T. et al., "PLL-based, Impeda	nce Controlled Output Buffe	er", 1991 Symposium on		
12-8 005	1/ _) _{LP}					
12-8 005	EVAN	DIER	<u> </u>				
	EXAM	IINEK		•			
			1.5	12-8 005			
conformance and not considered. Include copy of this form with next communication to applicant(s).	• EXAM	INER:		formance with MPEP 609. Draw line thr			

			311eet 14 01 14			
FORM PTO-1449 (REV.7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 501328.01	APPLICATION NO. 10/695,383			
INFORM	IATION DISCLOSURE STATEMENT	APPLICANTS Ralph James				
	(Use several sheets if necessary)	FILING DATE October 27, 2003	GROUP ART UNIT 2186			
1	OTHER PRIOR ART (Including	Author, Title, Date, Pertinent Pages, Etc.)			
1/2/20	Sidiropoulos, S. et al., "A 700-Mb/s/pin Receivers", IEEE Journal of Solid-State					
LR	Sidiropoulos, S. et al., "A CMOS 500 M IEEE Symposium on VLSI Circuits Dig					
LS LS	Sidiropoulos, S. et al., "A Semi-Digital 1 400MHz Operating Range," IEEE Intern 1997, pp.332-333.					
LT	Soyuer, M. et al., "A Fully Monolithic Symposium on VLSI Circuits Digest of					
LU	Taguchi, M. et al., "A 40-ns 64-Mb DRA Journal of Solid-State Circuits, Vol. 26,					
LV	Tanoi, S. et al., "A 250-622 MHz Deskew and Jitter-Suppressed Clock Buffer Using a Frequency- and Delay-Locked Two-Loop Architecture", 1995 Symposium on VLSI Circuits Digest of Technical Papers, Vol. 11, No. 2, pp. 85-86.					
LW		tron., Vol.E-79-C. No. 7, Jul	y 1996, pp.898-904			
LX	von Kaenel, V. et al., "A 320 MHz, 1.5 Generation", IEEE Journal of Solid-Stat 1722.					
LY	25.2.5.	om Integrated Circuits Confe	erence, 1992, pp. 25.2.1-			
12	Yoshimura, T. et al. "A 622-Mb/s Bit/Fr Communication", IEEE Journal of Solid pp. 1063-1066.	rame Synchronizer for High- I-State Circuits, Vol. 31, No	-Speed Backplane Data . 7, July 1996,			
MA						
МВ						
мс						
MD						
EXAMINER		DATE CONSIDERED				
	1.5/	12-5-00	<			
• EXAMINER:	Initial if reference considered, whether or not criteria is in conconformance and not considered. Include copy of this form w	nformance with MPEP 609. Draw line thr				

FORM PTO-1449	
(DEV 7.80)	

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY, DOCKET NO. 501328.01

APPLICATION NO. 10/695,383

DISCLOSURE STATEMENT eral sheet necessary)

APPLICANT(S) Ralph James

FILING DATE October 27, 2003 GROUP ART UNIT 2186

U.S. PATENT DOCUMENTS

*EXAMINER		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIAT
[//	AA	4,707,823	11/17/87	Holdren et al.	370	1	
	ΑВ	5,241,506	08/31/93	Motegi et al.	365	210	
	AC	5,243,703	09/07/93	Farmwald et al.	395	325	
	AD	5,319,755	06/07/94	Farmwald et a.	395	325	
	AE	5,355,391	10/11/94	Horowitz et al.	375	36	
	AF	5,432,823	07/11/95	Gasbarro et al.	375	356	
	AG	5,465,229	11/07/95	Bechtolsheim et al.	345	477	
	АН	5,502,621	03/26/96	Schumacher et al.	361	760	
	ΑI	5,566,325	10/15/96	Bruce, II et al.	395	494	
	AJ	5,581,767	12/03/96	Katsuki et al.	395	800	
	AK	5,606,717	02/25/97	Farmwald et al.	395	856	
	AL	5,638,334	06/10/97	Farmwald et al.	365	230.03	
	AM	5,819,304	10/06/98	Nilsen et al.	711	5	
	AN	5,928,343	07/27/99	Farmwald et al.	710	104	
	AO	5,973,935	10/26/99	Schoenfeld et al.	361	813	
	ΑP	5,973,951	10/26/99	Bechtolsheim et al.	365	52	
	AQ	6,029,250	02/22/00	Keeth	713	400	
	AR	6,061,296	05/09/00	Ternullo, Jr., et al.	365	233	
	AS	6,125,431	09/26/00	Kobayashi	711	154	
	ΑТ	6,185,352 B1	02/06/01	Hurley	385	114	
	ΑU	6,247,107 B1	06/12/01	Christie	711	216	
	۸V	6,294,937 B1	09/25/01	Crafts et al.	327	158	
M	λw	6,370,068 B2	04/09/02	Rhee	365	196	
	Jx	6,401,213 B1	06/04/02	Jeddeloh	713	401	

EXAMINER --

DATE CONSIDERED

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (REV.7-80) PATENT AND TRADEMARK OFFICE											
INFO)RM.	ATION DISCLOSU	RE STATEM	ENT	APPLICANT(S) Ralph James						
1		(Use several sheets if ne			FILING DATE October 27, 2003		GRO1 218	JP ART UNIT			
1	AY	6,430,696 B1	08/06/02	Keeth				503			
1	ΑZ	6,434,736 B1	08/13/02	Schaecher	et al.	716		17			
	ВА	6,479,322 B2	11/12/02	Kawata et	al.	438		109			
	вв	6,490,188 B2	12/03/02	Nuxoll et	al.	365		63			
	вс	6,646,929 B1	11/11/03	Moss et al		365		194			
	BD	6,662,304 B2	12/09/03	Keeth et a	1.	713		400			
	BE	6,667,895 B2	12/23/03	Jang et al.		365		63			
	BF	6,721,195 B2	04/13/04	Brunelle e	et al.	365		63			
	ВG	6,724,685 B2	04/20/04	Braun et a	1.	365	-	233			
	вн	6,745,275 B2	06/01/04	Chang				305			
	Bl	6,751,703 B2	06/15/04	Chilton		711		113	_		
	BJ	6,756,661 B2	06/29/04	Tsuneda et al.		257	673				
	вк	6,771,538 B2	08/03/04	Shukuri e	t al.	365		185.05			
	BL	6,792,059 B2	09/14/04	Yuan et a	l.	375		354			
	ВМ	6,799,246 B1	09/28/04	Wise et al	•	711		117			
	ВN	6,804,764 B2	10/12/04	LaBerge e	et al.	711		170			
	_		FOREI	GN PATEN	T DOCUMENTS						
		DOCUMENT NUMBER	DATE		COUNTRY	CLA	SS	SUBCLASS	TRANSL	ATION	
1	λ								YES	NO	
h	В	WO 93/19422	09/30/93	PCT							
5	BP	0 849 685 A2	06/24/98	EP		ļ					
		отне	R PRIOR A	RT (Including	Author, Title, Date, Pertinent Pa	ges, Etc.)				
BQ											
EXAMINE	R_				DATE CONSIDERED	- 19					
		15/1	>		12.8-0	5					
* EXAMINI	R:				nformance with MPEP 609. Draw	line thr	ough c	tation if not in			

FORM PTO- 449 (REV.7-80) JUL 5 200 EE

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. APPLICATION NO. 10/695,383

STSCLOSURE STATEMENT
(veral sheets if necessary)

APPLICANT(S)
Ralph James
FILING DATE

October 27, 2003

GROUP ART UNIT 2186

U.S. PATENT DOCUMENTS

*EXAMINER		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA	5,544,319	08/06/96	Acton et al.	395	200.07	
	AB	5,822,255	10/13/98	Uchida	365	194	
	AC	5,875,454	02/23/99	Craft et al.	711	113	
	AD	6,033,951	03/07/00	Chao	438	253	
	AE	6,079,008	06/20/00	Clery, III	712	11	
	ĄF	6,186,400 B1	02/13/01	Dvorkis et al.	235	462.45	
	AG	6,243,831 B1	06/05/01	Mustafa et al.	714	24	<u></u>
	АН	6,256,692 B1	07/03/01	Yoda et al.	710	104	
	Ai	6,392,653 B1	05/21/02	Malandain et al.	345	501	
	AJ	6,438,668 B1	08/20/02	Esfahani et al.	711	165	
	AK	6,636,110 B1	10/21/03	Ooishi et al.	327	565	
4)L	6,681,292 B2	01/20/04	Creta et al.	711	119	
	AM						
	AN						
	AO						
	AP		·				
	AQ		<u> </u>				
	AR						
	AS				ļ		
	ΑT					<u> </u>	

OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)

"Free On-Line Dictionary of Computing" entry 'Flash Erasable Programmable Read-Only Memory, online May 17, 2004 [http://foldoc.doc.ic.ac.uk/foldoc/foldoc.cgi?flash+memory]

EXAMINER

DATE CONSIDERED

* EXAMINER:

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in

conformance and not considered. Include copy of this form with next communication to applicant(s).

,	0	176 70	•						Sheet <u>1</u>	of <u>1</u>
FORM PTO-14 (REV.7-80)	M	2004 T	S. DEPARTMENT ATENT AND TRAD	OF COMMERCE EMARK OFFICE	ATTY. DOCKET NO. APPLICATION NO. 10/695,383				•	
INFO	X.	a to	RE STATEM	ENT	APPLICANT(S) Ralph James					
		(Use several sheets if ne	cessary)		FILING DATE			ART UNIT	,	
					October 27, 2003		Not	yet assign	ea	
U.S. PATENT DOCUMENTS										
EXAMINED INITIAL		DOCUMENT NUMBER	DATE		NAME	CLA	ss	SUBCLASS	FILING IF APPRO	- 1
	AA	6,462,978	10/08/02	Shibata et	al.	365		63		
_	AB									
	AC									
	AD									
	ΑE									
	AF									
	AG									
	ΑН									-
	Al								<u> </u>	
	LΑ									
			FOREI	GN PATEN	T DOCUMENTS					
		DOCUMENT NUMBER	DATE		COUNTRY	CLA	ss	SUBCLASS	TRANS	LATION
									YES	NO
	AK									
		ОТНЕ	CR PRIOR A	RT (Including	Author, Title, Date, Pertinent Pa	iges, Etc.))			
	ΑP									
EXAMINE	R	1.5/	>		DATE CONSIDERED				-	

Form P7-27/V I/1/94

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s). H:\IP\Documents\Clients\Micron Technology\1300\501328.01\501328.01 sids 1449 051004.doc

FORM PTO-1449 (REV.7-80)	U.S. DEPARTMENT OF COMME PATENT AND TRADEMARK OF			OF COMMERCE EMARK OFFICE	ATTY. DOCKET NO. 501328.01		APPLICATION NO. 10/695,383			
194F)	ORM	ATION DISCLOSU	RE STATEM	ENT	APPLICANT(S) Ralph James					
		(Universal sheets if ne	ecessary)		FILING DATE October 27, 2003		GROUP ART UNIT Not yet assigned			
JAN Fills	2-1-	AUA EL	U.S.	PATENT I	OOCUMENTS					
*EXAMINE PE	TPAD8	DOCUMENT NUMBER	DATE		NAME	CLA	ss	SUBCLASS	FILING DATE IF APPROPRIATE	
(n)	AA	6,067,262	05/23/00	Irrinki et a	ıl.	365		201		
	AB	6,246,618 B1	06/12/01	Yamamot	o et al.	365		200		
7	ΑĊ	6,590,816 B2	07/08/03	Perner		365		200		
<u> </u>	ΔD	2003/0043426 A1	03/06/03	Baker et a	l	359		109		
	AE									
	AF			_						
	AG									
	ΑН									
	AJ									
	LΑ								•	
	AK					·			7	
	AL									
	AM									
	AN									
	AO									
									· · · · · · · · · · · · · · · · · · ·	
EXAMINE	R	1.3			DATE CONSIDERED	<u> </u> /2	.– <i>E</i>	3-03	5	
* EXAMIN	ER:	Initial if reference conside	red, whether or no	t criteria is in cor	formance with MPEP 609. Draw	w line thr	ough ci	itation if not in		

conformance and not considered. Include copy of this form with next communication to applicant(s).

Form P7-27/V1/1/94 H:\IP\Documents\Clients\Micron Technology\1300\501328.01\501328.01 sids 1449 011604.doc

FORM PTO-1449 (REV.7-80)	•	_	S. DEPARTMENT (ATENT AND TRAD					APPLICATION NO. 10/695,383			
1 Rut	Devi.	ATION DISCLOSU	RE STATEM	ENT	APPLICANT(S) Ralph James						
/ 0 ' "''	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	(Use several sheets if ne			FILING DATE GROUP ART UNIT						
1 2 2C	W S	1			October 27, 2003			yet assigned			
<u>民</u>	Ž		U.S.	PATENT I	OOCUMENTS		·		··········		
INTIAL		DOCUMENT NUMBER	DATE		NAME	CLA	ss	SUBCLASS	FILING IF APPRO	DATE	
	AA	5,818,844	10/06/98	Singh et a	1.	370		463			
	АВ	6,272,609	08/07/01	Jeddeloh		711		169			
	AC	6,477,592	11/05/02	Chen et al		710		52			
	AD	6,523,092	02/18/03	Fanning		711		134			
	ΑE	6,523,093	02/18/03	Bogin et a	1.	711		137		· · · · · ·	
	AF	6,622,227	09/16/03	Zumkehr	et al.	711		167			
	AG	6,631,440	10/07/03	Jenne et a	l	711 105		105			
	ΑН	2002/0144064	10/03/02	Fanning		711		144			
	A)	2003/0005223	01/02/03	Coulson e	t al.	711		118			
4'	نام	2003/0229770	12/11/03	Jeddeloh		711		213			
			FOREI	GN PATEN	IT DOCUMENTS						
		DOCUMENT NUMBER	DATE		COUNTRY	CLA	SS	SUBCLASS	TRANS	ATION	
									YES	NO	
	AK										
					Author, Title, Date, Pertinent Pa						
	ΑP	Intel, "Intel 840 pp. 1-178.	Chipset: 82	840 Memor	y Controller Hub (MC	H)", I	Datas	sheet, Octo	ber 19	99,	
EXAMINE	R	///	1/		DATE CONSIDERED	12.6	3— <i>E</i>	>5			
* EXAMINI	ER:	Initial if reference consider conformance and not cons	red, whether or no	t criteria is in cor	nformance with MPEP 609. Draw with next communication to applic	v line thre cant(s).	ough c	itation if not in			

Form P7-27/V 1/1/94

H:\IP\Documents\Clients\Micron Technology\1300\501328.01\501328.01 sids 1449 020604.doc

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. APPLICATION NO. 501328.01 Net yet assigned

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

APPLICANT(S) Ralph James GROUP ART UNIT FILING DATE Concurrently herewith Not yet assigned

			U.S.	PATENT DOCUMENTS			
EXAMINER)	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA	5,251,303	10/05/93	Fogg, Jr. et al.	395	275	
1	ΑВ	5,432,907	07/11/95	Picazo, Jr. et al.	395	200	
	AC	5,442,770	08/15/95	Barratt	395	403	
	AD	5,497,476	03/05/96	Oldfield et al.	395	439	
	ΑE	5,659,798	08/19/97	Blumrich et al.	395	846	
	AF	5,875,352	02/23/99	Gentry et al.	395	843	
	AG	6,061,263	05/09/00	Boaz et al.	365	51	
	ΑН	6,073,190	06/06/00	Rooney	710	56	
	ΑI	6,105,075	08/15/00	Ghaffari	710	5	
	ΔJ	6,137,709	10/24/00	Boaz et al.	365	51	
	AK	6,144,587	11/07/00	Yoshida	365	189.05	
	AL	6,167,465	12/26/00	Parvin et al.	710	22	
	АМ	6,167,486	12/26/00	Lee et al.	711	120	
	AN	6,201,724 B1	03/13/01	Ishizaki et al.	365	49	
	AO	6,233,376 B1	05/15/01	Updegrove	385	14	
	AP	6,243,769 B1	06/05/01	Rooney	710	56	
	AQ	6,285,349 B1	09/04/01	Smith	345	147	
	AR	6,301,637 B1	10/09/01	Krull et al.	711	112	
	AS	6,327,642 B1	12/04/01	Lee et al.	711	120	
7	AT	6,330,205 B2	12/11/01	Shimizu et al.	365	230.06	
	AU	6,347,055 B1	02/12/02	Motomura	365	189.05	
	ΑV	6,349,363 B2	02/19/02	Cai et al.	711	129	
17	AW	6,356,573 B1	03/12/02	Jonsson et al.	372	46	
	AX	6,367,074 B1	04/02/02	Bates et al.	717	11	

EXAMINER

DATE CONSIDERED

* EXAMINER: Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).

				-1	\					
				·r	-	_			Sheet 2	of <u>2</u>
FORM PTO-1449 (REV.7-80)				OF COMMERCE EMARK OFFICE	COMMERCE ATTY, DOCKET NO. SOLUTION STATEMENT OF THE PROPERTY		APPLICATION NO. Net yet assigned			
				rina van	APPLICANT(S)					
INFO	ORM.	ATION DISCLOSU (Use several sheets if ne		ENT	Ralph James					
		(Ose several sheets if he	cessury		FILING DATE Concurrently herew	ith	GROUP ART UNIT Not yet assigned			
			U.S	. PATENT I	DOCUMENTS					
•EXAMINER INTIAL		DOCUMENT NUMBER	DATE		NAME	CLA	SS SUBCL	ASS	FILING IF APPRO	
	AY	6,373,777 B1	04/16/02	Suzuki		365	230.0	3		
	AZ	6,381,190 B1	04/30/02	Shinkai		365	230.0	3		
	ВА	6,421,744 B1	07/16/02	Morrison	et al.	710	22			
	вв	6,434,639 B1	08/13/02	Haghighi		710	39			
	вс	6,463,059 B1	10/08/02	Movshovich et al. Cai et al. Matsui		370	389			
	BD	6,470,422 B2	10/22/02			711	129			
	BE	6,473,828 B1	10/29/02			711	104			
	BF	6,477,614 B1	11/05/02	Leddige e	t al.	711	5			
	ВG	6,477,621 B1	11/05/02	Lee et al.		711	120			
	вн	6,496,909 B1	12/17/02	Schimmel		711	163			
	ВІ	6,505,287 B2	01/07/03	Uematsu		711	170			
	ВЈ	6,539,490 B1	03/25/03	Forbes et	al.	713	401			
	вк	6,552,564 B1	04/22/03	Forbes et	al.	326	30			
	BL	6,587,912 B2	07/01/03	Leddige e	t al.	711	5			
1	ВМ	6,594,713 B1	07/15/03	Fuoco et a	al.	710	31			
Z	BN	2002/0112119 A1	08/15/02	Halbert et	al.	711	115			
			FORE	IGN PATEN	NT DOCUMENTS					
		DOCUMENT NUMBER	DATE	<u> </u>	COUNTRY	CLA	SS SUBCL	ASS	TRANS	LATION
-									YES	МО
	во									

OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)

Micron Technology, Inc., "Synchronous DRAM Module 512MB/1GB (x72, ECC) 168-PIN

Registered FBGA SDRAM DIMM, Micron Technology, Inc., 2002, pp. 1-23.

EXAMINER

DATE CONSIDERED

12-8-03

* EXAMINER:

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).